6 views

Uploaded by Naqeeb Ullah Kakar

- Digital Logic
- EE370_Assignment-I (1)
- Boolean Algebra
- form 5 logic gate notes for tv
- Cs Lab Question
- CM305
- tmp9D48
- Wff Tautologies 2
- BooleanAlgebra
- ETC 3.5_DSD_2018-19_ETC
- Digital
- S3 BDU10803 Digital Electronics B v1
- MELJUN CORTES HANDOUTS Boolean Algebra
- 4891
- TEEN203_Tut3_2016.pdf
- dept_34_lv_3_14909
- Digital Electronics Selfnotes
- Working With Pyxis Full
- MSD3393LU
- JTOSRDadvertisement_04082010

You are on page 1of 47

Objectives

Perform the three basic logic operations. Describe the operation of and construct the truth tables for the AND, NAND, OR, and NOR gates, and the NOT (INVERTER) circuit. Draw timing diagrams for the various logic-circuit gates. Write the Boolean expression for the logic gates and combinations of logic gates. Implement logic circuits using basic AND, OR, and NOT gates. Appreciate the potential of Boolean algebra to simplify complex logic circuits.

Objectives (contd)

Use DeMorgan's theorems to simplify logic expressions. Use either of the universal gates (NAND or NOR) to implement a circuit represented by a Boolean expression. Explain the advantages of constructing a logic-circuit diagram using the alternate gate symbols versus the standard logic-gate symbols. Describe the concept of active-LOW and activeHIGH logic symbols. Draw and interpret the IEEE/ANSI standard logicgate symbols.

Boolean 0 and 1 do not represent actual numbers but instead represent the state, or logic level.

Logic 0 False Off Low No Open switch Logic 1 True On High Yes Closed switch

OR AND NOT

Truth Tables

A truth table is a means for describing how a logic circuits output depends on the logic levels present at the circuits inputs.

Inputs A 0 0 1 1 B 0 1 0 1 Output x 1 0 1 0

A ? B x

OR Operation

Boolean expression for the OR operation: x =A + B The above expression is read as x equals A OR B Figure 3-2

OR Gate

An OR gate is a gate that has two or more inputs and whose output is equal to the OR combination of the inputs. Figure 3-3

Example 3-1

Example 3.2

AND Operation

Boolean expression for the AND operation: x =A B The above expression is read as x equals A AND B

AND Gate

An AND gate is a gate that has two or more inputs and whose output is equal to the AND product of the inputs. Figure 3-8

Enable/Disable Circuit

NOT Operation

The NOT operation is an unary operation, taking only one input variable. Boolean expression for the NOT operation: x= A The above expression is read as x equals the inverse of A Also known as inversion or complementation. Can also be expressed as: A Figure 3-11

A

NOT Circuit

Any logic circuits can be built from the three basic building blocks: OR, AND, NOT Example 1: x = A B + C Example 2: x = (A+B)C Example 3: x = (A+B) Example 4: x = ABC(A+D)

Examples 1,2

Examples 3

Example 4

x = ABC(A+D)

Determine the output x given A=0, B=1, C=1, D=1. Can also determine output level from a diagram

Figure 3.16

We are not considering how to simplify the circuit in this chapter. y = AC+BC+ABC x = AB+BC x=(A+B)(B+C)

Figure 3.17

Figure 3.18

NOR Gate

Boolean expression for the NOR operation: x=A+B Figure 3-20: timing diagram

Figure 3.20

NAND Gate

Boolean expression for the NAND operation: x=AB Figure 3-23: timing diagram

Figure 3.23

x+y = y+x x*y = y*x x+(y+z) = (x+y)+z=x+y+z x(yz)=(xy)z=xyz x(y+z)=xy+xz (w+x)(y+z)=wy+xy+wz+xz x+xy=x x+xy=x+y x+xy=x+y

DeMorgans Theorems

(x+y)=xy Implications and alternative symbol for NOR function (Figure 3-26) (xy)=x+y Implications and alternative symbol for NAND function (Figure 3-27) Example 3-17: Figure 3-28 Extension to N variables

Figure 3.26

Figure 3.27

Available ICs

Step 1: Invert each input and output of the standard symbol Change the operation symbol from AND to OR, or from OR to AND. Examples: AND, OR, NAND, NOR, INV

When an input or output on a logic circuit symbol has no bubble on it, that line is said to be active-HIGH. Otherwise the line is said to be active-LOW.

Figure 3.34

Figure 3.35

If the circuit is being used to cause some action when output goes to the 1 state, then use active-HIGH representation. If the circuit is being used to cause some action when output goes to the 0 state, then use active-LOW representation. Bubble placement: choose gate symbols so that bubble outputs are connected to bubble inputs, and vice versa.

Figure 3.36

A B 1 x

A

A B

&

A B

&

A B

- Digital LogicUploaded byABdul Ali
- EE370_Assignment-I (1)Uploaded bySandeep Tomar
- Boolean AlgebraUploaded byHammad
- form 5 logic gate notes for tvUploaded byapi-255989257
- Cs Lab QuestionUploaded byAntonio Leon
- CM305Uploaded byapi-3853441
- tmp9D48Uploaded byFrontiers
- Wff Tautologies 2Uploaded byJOhn Dadang
- BooleanAlgebraUploaded bySom Sekhar Thatoi
- ETC 3.5_DSD_2018-19_ETCUploaded byYeshudas Muttu
- DigitalUploaded byAnushaChitti
- S3 BDU10803 Digital Electronics B v1Uploaded byAhmad Azamuddin
- MELJUN CORTES HANDOUTS Boolean AlgebraUploaded byMELJUN CORTES, MBA,MPA
- 4891Uploaded byChalez Zengeretsi
- TEEN203_Tut3_2016.pdfUploaded byभोला शन्कर
- dept_34_lv_3_14909Uploaded bySatheesh Kumar
- Digital Electronics SelfnotesUploaded byVeeru Mudiraj
- Working With Pyxis FullUploaded bymohsinmanzoor
- MSD3393LUUploaded byjose peres
- JTOSRDadvertisement_04082010Uploaded byrvjcdl460
- INOCENO_EXPERIMENT1 LOGSWITUploaded byschool
- Digital ElectronicsUploaded byChenna Kesho
- Genetic Algorithm in Matlab (Exemple )Uploaded byAstrid Lovasz
- Question Bank vlsi design MEC-020.docUploaded bySougata Ghosh
- Bounce ArrestUploaded byVignesh Pg
- Structural Faults in DFTUploaded byemail2pr2639
- fpga docUploaded bySneha Bandhavi
- bcdUploaded byVinodhini Pichandi
- Trans GateUploaded byǺnùrãg Ŕøçks
- Intro 1Uploaded byapi-3864016

- electroincfundamentdal.pdfUploaded byNaqeeb Ullah Kakar
- Mepco FormUploaded byNaqeeb Ullah Kakar
- =INTRO_MOD_6-Transformers=rev2015-JuneUploaded byshushay hailu
- Imp.LinksUploaded byNaqeeb Ullah Kakar
- NTS AffidavitUploaded bykhurram
- NTS AffidavitUploaded bykhurram
- Lecture3.pdfUploaded byNaqeeb Ullah Kakar
- CInquiryLabManual.pdfUploaded byNaqeeb Ullah Kakar
- HAT Guide for HEC Indigenous ScholarshipUploaded bysahrish
- EEE3307.pdfUploaded byNaqeeb Ullah Kakar
- FICT MS Course Registration FormUploaded byNaqeeb Ullah Kakar
- Complete General Knowledge NoteUploaded byRashid Jalal
- NIP.docxUploaded byNaqeeb Ullah Kakar
- NIP.docxUploaded byNaqeeb Ullah Kakar
- List of Chinese InstitutionsUploaded byOmer Farooq
- Active v PassiveUploaded byNaqeeb Ullah Kakar
- Respected Professor.docxUploaded byNaqeeb Ullah Kakar
- Respected Professor.docxUploaded byNaqeeb Ullah Kakar
- CommunicationUploaded byNaqeeb Ullah Kakar

- Intro LogicUploaded byMaximus Maxis
- EXP1.docxUploaded byKrishnachandran R
- Digital Electronics Tutorial.docUploaded byfirmanrusydi
- Lecture NotesUploaded byOliver Phillips
- An Introduction to Logic Circuit TestingUploaded bymedo2005
- s1_introUploaded bySuraj Motee
- JEDI Slides Intro1 Chapter 04 Programming FundamentalsUploaded byAudee Velasco
- ASP eBookUploaded byapi-3736443
- 206 C1 Lab ReportUploaded byJustin Kan
- Lab N0.2 Handout DLD(1)Uploaded byrizwan900
- CS 2207 Digital Electronics LabUploaded bySingh Vel
- expt 2Uploaded bytoshgangwar
- 1 3 1 a combinationallogicUploaded byapi-252613914
- Timex Sinclair 2068 Intermediate / Advanced GuideUploaded byremow
- Rtu Computer SyllabusUploaded bymanish_chaturvedi_6
- Chapter_3_of_LPL_textbook.pdfUploaded byandrea
- 1040Uploaded byskumaaran
- Arithmetic and logic Unit (ALU).pdfUploaded bynathulalusa
- VisualLISP GuideUploaded bysatyakidutta007
- PLC Editor ManualEN V13Uploaded byS Kumar
- Digital CircuitsUploaded byJed Tedor
- Boolean Algebra 1 17Uploaded byRohan Patel
- Maths Notes Download PDF Class 11 Mathematics Chapter 14 Mathematical ReasoningUploaded byKaleelur Rahman
- 2_BCA_COAUploaded bywishpond
- Logic Gate and Boolean AlgebraUploaded byvidhan tiwari
- Logic Design in verilog ReportsUploaded byuppalar1
- Excel 2010 Advanced Best STL Training ManualUploaded byFrancisCharlesOcampo
- LogicDesign_Chpt_03Uploaded byjohn juan
- MIT6_004s09_lec04.pdfUploaded byravindarsingh
- EE313_Lab6_AY09Uploaded byMarcell Tirta